



Advanced CMOS TTL Input – 54ACT00

Quad 2-Input NAND Gate in bare die form

Rev 2.0
23/09/25

Description

The 54ACT00 quad 2-input NAND gate is fabricated using an advanced 5V CMOS process combining high speed LSTTL performance with CMOS low power. The device consists of x4 independent 2-input NAND gates performing the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are directly compatible with LSTTL outputs. All inputs are protected against ESD and excess voltage transients.

Features:

- Inputs directly accept TTL
- Outputs directly interface CMOS, NMOS and TTL
- Outputs Source/Sink 24 mA
- Low Input Current: 1µA
- Full Military Temperature Range
- Lower power alternative to bipolar logic
- Functionally compatible with bipolar 54LS00
- Upgrade for 54HCT00.

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- "H" - MIL-STD-883 /2010B Visual Inspection
+ MIL-PRF-38534 Class H LAT
- "K" - MIL-STD-883 /2010A Visual Inspection (Space)
+ MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <> 280µm(11 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	530 x 660 21 x 26	µm mils
Minimum Bond Pad Size	76 x 76 3 x 3	µm mils
Die Thickness	280 (±20) 11.02 (±0.79)	µm mils
Top Metal Composition	Al-Si-Cu	
Back Metal Composition	N/A – Bare Si	






Advanced CMOS TTL Input – 54ACT00


Rev 2.0
23/09/25

Pad Layout and Functions



PAD	FUNCTION	COORDINATES (µm)	
		X	Y
1	1A	-167	-116
2	1B	-165	-232
3	1Y	-55	-232
4	2A	55	-232
5	2B	165	-232
6	2Y	167	-116
7	GND	168	0
8	3Y	167	116
9	3A	165	232
10	3B	55	232
11	4Y	-55	232
12	4A	-165	232
13	4B	-167	116
14	V _{CC}	-168	0
CONNECT CHIP BACK TO V _{CC} OR FLOAT			

Logic Diagram



Function Table

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L
H = High level (steady state) L = Low level (steady state)		





Advanced CMOS TTL Input – 54ACT00

Rev 2.0

23/09/25

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V_{CC}	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V_{IN}	-0.5 to $V_{CC} + 0.5$	V
DC Output Voltage (Referenced to GND)	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
DC Input Current	I_{IN}	± 20	mA
DC Output Current, per pad	I_{OUT}	± 50	mA
DC Supply Current, V_{CC} or GND, per pad	I_{CC}	± 50	mA
Power Dissipation in Still Air ²	P_D	750	mW
Storage Temperature Range	T_{STG}	-65 to 150	°C

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages Referenced to GND)

PARAMETER	SYMBOL	MIN	MAX	UNITS
DC Supply Voltage	V_{CC}	4.5	5.5	V
DC Input or Output Voltage	V_{IN}, V_{OUT}	0	V_{CC}	V
Operating Temperature Range	T_J	-55	+125	°C
Output current - High	I_{OH}	-	-24	mA
Output current - Low	I_{OL}	-	24	mA
Input Rise or Fall rate (V_{IN} from 0.8V to 2V)	$V_{CC} = 4.5V$	$\Delta t / \Delta V$	0	ns/V
	$V_{CC} = 5.5V$		10	
			0	8

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to GND)

PARAMETER	SYMBOL	V_{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum High-Level Input Voltage	V_{IH}	4.5V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	2	2	2	V
		5.5V		2	2	2	
Maximum Low-Level Input Voltage	V_{IL}	4.5V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	0.8	0.8	0.8	V
		5.5V		0.8	0.8	0.8	
Minimum Low-Level Output Voltage	V_{OL}	4.5V	$I_{OUT} = 50\mu A$	0.1	0.1	0.1	V
		5.5V		0.1	0.1	0.1	
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ ⁵ $I_{OL} = 24mA$	0.36	0.44	0.50	V
		5.5V		0.36	0.44	0.50	
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ ^{5,6} $I_{OL} = 50mA$	-	-	1.65	V
		5.5V		-	-	1.65	

4. -55°C $\leq T_J \leq$ +125°C 5. All outputs loaded; thresholds on input associated with output under test. 6. Test time 1sec max, measurement made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 75Ω transmission-line drive capability at 125°C





Advanced CMOS TTL Input – 54ACT00

Rev 2.0

23/09/25

DC Electrical Characteristics Continued (Voltages referenced to GND)

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum High-Level Output Voltage	V _{OH}	4.5V	I _{OUT} = 50μA	4.4	4.4	4.4	V
		5.5V		5.4	5.4	5.4	
		4.5V	V _{IN} = V _{IL} or V _{IH} ⁵ I _{OH} = -24mA	3.86	3.76	3.7	V
		5.5V		4.86	4.76	4.7	
Maximum Input Leakage Current	I _{IN}	5.5V	V _{IN} = V _{CC} or GND	±0.1	±1.0	±1.0	μA
Additional Maximum I _{CC} / Input	ΔI _{CCT}	5.5V	V _{IN} = V _{CC} -2.1V	0.6	1.5	1.6	mA
Minimum Dynamic Output Current ⁷	I _{OLD}	5.5V	V _{OLD} = 1.65V Max	-	75	50	mA
	I _{OHD}	5.5V	V _{OHD} = 3.85V Min	-	-75	-50	
Maximum Quiescent Supply Leakage Current	I _{CC}	5.5V	V _{IN} = V _{CC} or GND I _{OUT} = 0μA	4	40	80	μA

7. Maximum test duration 2ms, one output loaded at a time.

AC Electrical Characteristics⁸ V_{CC} = 5.0V ±0.5V

PARAMETER	SYMBOL	V _{CC}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Propagation Delay Input A or B to Output Y (Figure 1)	t _{PHL}	5.0V	C _L = 50pF, Input tr = tf =3.0ns	7	8	10.8	ns
	t _{PLH}	5.0V		9	9.5	13.2	
Maximum Input Capacitance	C _{IN}	5.0V	T _J = 25°C	TYPICAL			pF
				2.6			
Power Dissipation Capacitance	C _{PD}	5.0V	T _J = 25°C, C _L = 50pF	40			pF

8. Not production tested in die form, characterized by chip design and tested in package.





Advanced CMOS TTL Input – 54ACT00

Rev 2.0
23/09/25

Switching Waveform





Figure 1 – Propagation delay, Input A or B to Output Y

Test Circuit



* Includes all probe and jig capacitance

Figure 2

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

